





University of California, Berkeley
PAUL J . HURST




University of California, Berkeley
JOHN WILEY & SONS, INC.




1.5 .2 Comparison of Operating Regions
Models for Integrated-Circuit Active of Bipolar and MOS Transistors
Devices 1 45
.1 Introduction 1
1 .5 .3 Decomposition of Gate-Source
1 Voltage 47
1 .2 Depletion Region of a pn Junction 1 1 .5 .4 Threshold Temperature
1.2.1 Depletion-Region Capacitance 5 Dependence
47
1.5.5 MOS Device Voltage Limitations
1.2 .2 Junction Breakdown 6 48
1.3 Large-Signal Behavior of Bipolar 1 .6 Small-Signal Models of the MOS
Transistors 8 Transistors 49
1.3 .1 Large-Signal Models in the 1 .6 .1 Transconductance 50
Forward-Active Region 9 1 .6 .2 Intrinsic Gate-Source and
1 .3.2 Effects of Collector Voltage on Gate-Drain Capacitance 51
Large-Signal Characteristics in the 1.6 .3 Input Resistance 52
Forward-Active Region 14
1.3 .3 Saturation and Inverse Active 1.6 .4 Output Resistance 52
Regions 16 1 .6 .5 Basic Small-Signal Model of the
1 .3 .4 Transistor Breakdown Voltages MOS Transistor 52
20 1 .6.6 Body Transconductance 53
1 .3 .5 Dependence of Transistor Current 1.6 .7 Parasitic Elements in the
Gain RF on Operating Conditions Small-Signal Model 54
23 1.6 .8 MOS Transistor Frequency
1.4 Small-Signal Models of Bipolar Response 55
Transistors 26 1 .7 Short-Channel Effects in MOS
1 .4.1 Transconductance 27 Transistors 58
1 .4 .2 Base-Charging Capacitance 28 1.7 .1 Velocity Saturation from the
1.4 .3 Input Resistance 29 Horizontal Field 591.7.2 Transconductance and Transition
1.4 .4 Output Resistance 29 Frequency 63
1 .4 .5 Basic Small-Signal Model of the 1 .7 .3 Mobility Degradation from the
Bipolar Transistor 30 Vertical Field 65
1 .4.6 Collector-Base Resistance 30 1 .8 Weak Inversion in MOS Transistors
1 .4.7 Parasitic Elements in the 65
Small-Signal Model 31
1.4 .8 Specification of Transistor 1 .8 .1 Drain Current in Weak Inversion
Frequency Response 34 661 .8.2 Transconductance and Transition
1.5 Large Signal Behavior of Frequency in Weak Inversion 68
Metal-Oxide-Semiconductor 1.9 Substrate Current Flow in MOS
Field-Effect Transistors 38 Transistors 71
1 .5 .1 Transfer Characteristics of MOS
Devices 38




2.9.1 n-Channel Transistors 131Bipolar, MOS, and BiCMOS
Integrated-Circuit Technology 78 2.9.2 p-Channel Transistors 141
2.1 Introduction 78 2.9 .3 Depletion Devices 142
2.2 Basic Processes in Integrated-Circuit 2.9.4 Bipolar Transistors 142
Fabrication 79 2.10 Passive Components in MOS
2.2.1 Electrical Resistivity of Silicon Technology 144
79 2.10 .1 Resistors 144
2.3 High-Voltage Bipolar 2.14 Economics of Integrated-Circuit
Integrated-Circuit Fabrication 88 Fabrication 154
Contents xi
2.2.2 Solid-State Diffusion 80 2.10 .2 Capacitors in MOS Technology
2.2.3 Electrical Properties of Diffused 145
Layers 82 2.10 .3 Latchup in CMOS Technology
2.2.4 Photolithography 84 148
2.2 .5 Epitaxial Growth 85 2.11 BiCMOS Technology 150
2.2.6 Ion Implantation 87 2.12 Heterojunction Bipolar Transistors
2.2.7 Local Oxidation 87 152
2.2.8 Polysi1icon Deposition 87 2.13 Interconnect Delay 153
2.4 Advanced Bipolar Integrated-Circuit 2.14.1 Yield Considerations in
Integrated-Circuit FabricationFabrication 92 154
2.5 Active Devices in Bipolar Analog 2.14.2 Cost Considerations in
Integrated Circuits 95 Integrated-Circuit Fabrication
2.5 .1 Integrated-Circuit npn Transistor 157
96 2.15 Packaging Considerations for
2.5.2 Integrated-Circuit pnp Transistors Integrated Circuits 159
107 2.15.1 Maximum Power Dissipation 159
2.6 Passive Components in Bipolar 2.15.2 Reliability Considerations in
Integrated Circuits 115 Integrated-Circuit Packaging 162
2.6 .1 Diffused Resistors 115 A.2.1 SPICE Model-Parameter Files 163
2.6.2 Epitaxial and Epitaxial Pinch
Resistors 119
2.6.3 Integrated-Circuit Capacitors 120 CHAPTER 3Single-Transistor and Multiple-Transistor
2.6.4 Zener Diodes 121 Amplifiers 170
2.6 .5 Junction Diodes 122 3.1 Device Model Selection for
2.7 Modifications to the Basic Bipolar Approximate Analysis of Analog
Process 123 Circuits 171
2.7 .1 Dielectric Isolation 123 3.2 Two-Port Modeling of Amplifiers 172
2.7.2 Compatible Processing for 3.3 Basic Single-Transistor AmplifierHigh-Performance Active Devices Stages 174124
2.7.3 High-Performance Passive 3 .3 .1 Common-Emitter Configuration
Components 127 175
2.8 MOS Integrated-Circuit Fabrication 3 .3 .2 Common-Source Configuration
127 179
2.9 Active Devices in MOS Integrated
Circuits 131
3 .3 .3 Common-Base Configuration 183




Common-Base and Common-Gate 3.5 .6 .5 Input Offset Current of
Configurations with Finite ro	188 the Emitter-Coupled Pair
3.3.5 .1 Common-Base and 235
Common-Gate Input 3.5.6.6 Input Offset Voltage of the
Resistance 188 Source-Coupled Pair 236
3.3 .5 .2 Common-Base and 3.5.6 .7 Offset Voltage of the
Common-Gate Output Source-Coupled Pair: Ap-
Resistance 190 proximate Analysis 236
3.3.6 Common-Collector Configuration 3 .5.6 .8 Offset Voltage Drift in the
(Emitter Follower) 191 Source-Coupled Pair 238




3 .3 .8 Common-Emitter Amplifier with Unbalanced Differential
Emitter Degeneration 197 Amplifiers 238
3.3.9 Common-Source Amplifier with A.3.1 Elementary Statistics and theSource Degeneration 200 Gaussian Distribution 2463.4 Multiple-Transistor Amplifier Stages
202
CHAPTER 43.4 .1 The CC-CE, CC-CC, and Current Mirrors, Active Loads, andDarlington Configurations 202 References 253
3.4.2 The Cascode Configuration 206 4.1 Introduction 253
3.4.2 .1 The Bipolar Cascode 206 4.2 Current Mirrors 2533.4.2.2 The MOS Cascode 2081
GlP4.2.eneraroperties 2533.4.3 The Active Cascode 211
4,2,2 Simple Current Mirror 2553.4.4 The Super Source Follower 213
4.2.2.1 Bipolar 25535 Differential Pairs 215.
4.2.2.2 MOS 2573.5 .1 The do Transfer Characteristic of 4.2.3 Simple Current Mirror with Betaan Emitter-Coupled Pair 215 Helper 260
3.5.2 The do Transfer Characteristic with 4.2.3 .1 Bipolar 260Emitter Degeneration 217
3 .5 .3 The do Transfer Characteristic of a 4.2.3.2 MOS 262
Source-Coupled Pair 218 4.2.4 Simple Current Mirror with
Degeneration3 .5.4 Introduction to the Small-Signal 262
Analysis of Differential Amplifiers 4.2.4 .1 Bipolar 262
221 4.2.4.2 MOS 2633 .5 .5 Small-Signal Characteristics of 4.2 .5 Cascode Current Mirror 263Balanced Differential Amplifiers
224 4.2.5 .1 Bipolar 2633.5 .6 Device Mismatch Effects in 4252 MOS 266. . .Differential Amplifiers 231
3.5.6.1 Input Offset Voltage and 4.2.6 Wilson Current Mirror 274
Current 231 4.2.6 .1 Bipolar 2743.5 .6 .2 Input Offset Voltage of 4.2 .6 .2 MOS 277the Emitter-Coupled Pair
232 4,3 Active Loads 278
3.5 .6 .3 Offset Voltage of the 4.3 .1 Motivation 278Emitter-Coupled Pair : 4.3 .2 Common-Emitter/Common-SourceApproximate Analysis Amplifier with Complementary232 Load 2793 .5 .6 .4 Offset Voltage Drift in 4.3 .3 Common-Emitter/Common-Sourcethe Emitter-Coupled Pair Amplifier with Depletion Load234 282
4.4
	
Voltage and Current References 299













4.3.4 Common-Emitter/Common-Source 5 .2 The Emitter Follower As an Output
Amplifier with Diode-Connected Stage 344
Load 284
4.3 .5 Differential Pair with 5.2.1 Transfer Characteristics of the
Current-Mirror Load 287 Emitter-Follower 344
4.3.5 .1 Large-Signal Analysis 5.2.2 Power Output and Efficiency 347
287 5.2.3 Emitter-Follower Drive
4.3.5.2 Small-Signal Analysis Requirements 354
288 5.2.4 Small-Signal Properties of the4.3.5.3 Common-Mode Rejection Emitter Follower 355Ratio 293
5.3 The Source Follower As an Output
Stage 356
4.4 .1 Low-Current Biasing 299 5 .3 .1 Transfer Characteristics of the
4.4.1 .1 Bipolar Widlar Current Source Follower 356Source 299 5.3.2 Distortion in the Source Follower4.4.1.2 MOS Widlar Current 358
Source 302
4.4.1 .3 Bipolar Peaking Current 5 .4 Class B Push-Pull Output Stage 362
Source 303
4.4.1.4 MOS Peaking Current 5.4.1 Transfer Characteristic of the
Source 304 Class B Stage 363
5.4.2 Power Output and Efficiency of the
4.4.2 Supply-Insensitive Biasing 306 Class B Stage 365
4.4.2 .1 Widlar Current Sources 5.4.3 Practical Realizations of Class B306 Complementary Output Stages4.4.2 .2 Current Sources Using 369
Other Voltage Standards 5.4.4 All-npn Class B Output Stage
307 376
4.4.2 .3 Self Biasing 309 5.4 .5 Quasi-Complementary Output
4.4 .3 Temperature-Insensitive Biasing Stages 379
317 5.4.6 Overload Protection 380
4.4 .3 .1 Band-Gap-Referenced
Bias Circuits in Bipolar 5.5 CMOS Class AB Output Stages 382
Technology 317 5.5 .1 Common-Drain Configuration
4.4.3.2 Band-Gap-Referenced 383
Bias Circuits in CMOS 5.5 .2 Common-Source Configuration
Technology 323 with Error Amplifiers 384
5.5.3 Alternative Configurations 391
5.5.3 .1 Combined Common-Drain
Common-Source
Configuration 391














Basic Feedback Concepts 405 6.6 MOS Folded-Cascode Operational
Amplifiers 446
6.1 .2 Inverting Amplifier 406
6.7 MOS Active-Cascode Operational613 Noninvertin 5 Amplifier 408. . Amplifiers 450
6.1 .4 Differential Amplifier 408 6.8 Bipolar Operational Amplifiers 453
6.1 .5 Nonlinear Analog Operations 409 6.8 .1 The do Analysis of the 741
6.1 .6 Integrator, Differentiator 410 Operational Amplifier 456
6.1 .7 Internal Amplifiers 411 6.8.2 Small-Signal Analysis of the 741
6.1 .7 .1 Switched-Capacitor Operational Amplifier 461
Amplifier 411 6.8.3 Input Offset Voltage, Input
6.1 .7 .2 Switched-Capacitor Offset Current, and
Integrator 416 Common-Mode Rejection Ratio
of the 741 4706.2 Deviations from Ideality in Real Oper-
ational Amplifiers 419 6.9 Design Considerations for Bipolar
Mlithi Otil Alifionocperaonampers6.2.1 Input Bias Current 419 472
6.2.2 Input Offset Current 420 6.9 .1 Design of Low-Drift Operational
6.2.3 Input Offset Voltage 421 Amplifiers 474
6.2.4 Common-Mode Input Range 421 6.9.2 Design of Low-Input-Current
6.2.5 Common-Mode Rejection Ratio Operational Amplifiers 476
(CMRR) 421
6.2.6 Power-Supply Rejection Ratio CHAPTER 7(PSRR) 422
Frequency Response of Integrated
6.2.7 Input Resistance 424 Circuits 488
6.2.8 Output Resistance 424 7 .1 Introduction 488
6.2.9 Frequency Response 424 7 .2 Single-Stage Amplifiers 488
6.2.10 Operational-Amplifier Equivalent 7.2 .1 Single-Stage Voltage AmplifiersCircuit 424
and The Miller Effect 4886.3 Basic Two-Stage MOS Operational 7.2.1 .1 The Bipolar Differential
Amplifiers 425 Amplifier: Differential-
6.3.1 Input Resistance, Output Mode Gain 493
Resistance, and Open-Circuit 7.2.1 .2 The MOS Differential
Voltage Gain 426 Amplifier : Differential-
Mode Gain 4966.3.2 Output Swing 428 7.2.2 Frequency Response of the
6.3.3 Input Offset Voltage 428 Common-Mode Gain for a
6.3 .4 Common-Mode Rejection Ratio Differential Amplifier 499
431 7.2 .3 Frequency Response of Voltage
Buffers 5026.3 .5 Common-Mode Input Range 432 7.2 .3 .1 Frequency Response of the6.3.6 Power-Supply Rejection Ratio Emitter Follower 503(PSRR) 434 7232 Frequency Response of the. . .
6 .3 .7 Effect of Overdrive Voltages 439 Source Follower 509
6.3.8 Layout Considerations 439 7.2.4 Frequency Response of CurrentBuffers 5116.4 Two-Stage MOS Operational 7.2.4 .1 Common-Base-Amplifier
Amplifiers with Cascodes 442 Frequency Response 514
6.5 MOS Telescopic-Cascode Operational 7.2.4.2 Common-Gate-Amplifier





8.6.2 Local Shunt Feedback 591
Contents xv
8 .7 The Voltage Regulator as a Feedback
7.3 .1 Dominant-Pole Approximation Circuit 593
516
7.3 .2 Zero-Value Time Constant 8.8 Feedback Circuit Analysis Using
Analysis 517 Return Ratio 599
7.3 .3 Cascode Voltage-Amplifier 8 .8 .1 Closed-Loop Gain Using Return
Frequency Response 522 Ratio 601
7.3 .4 Cascode Frequency Response 8 .8.2 Closed-Loop Impedance Formula
525 Using Return Ratio 607
7.3 .5 Frequency Response of a Current 8.8 .3 Summary-Return-Ratio Analysis
Mirror Loading a Differential Pair 612
532 8.9 Modeling Input and Output Ports in
7.3.6 Short-Circuit Time Constants 533 Feedback Circuits 613
7.4 Analysis of the Frequency Response of
the 741 Op Amp 537
CHAPTER 9
7.4.1 High-Frequency Equivalent Circuit Frequency Response and Stability of
of the 741 537 Feedback Amplifiers 624
7.4.2 Calculation of the -3-dB
Frequency of the 741 538 9 .1 Introduction 624
7.4 .3 Nondominant Poles of the 741 9.2 Relation Between Gain and
540 Bandwidth in Feedback Amplifiers
7.5 Relation Between Frequency 624
Response and Time Response 542 9.3 Instability and the Nyquist Criterion
626
CHAPTER 8 9.4 Compensation 633
Feedback 553
8.1 Ideal Feedback Equation 553
9.4.1 Theory of Compensation 633
9.4.2 Methods of Compensation 637
8.2 Gain Sensitivity 555 9.4.3 Two-Stage MOS Amplifier
8.3 Effect of Negative Feedback on Compensation 644
Distortion 555 9.4.4 Compensation of Single-Stage
8.4 Feedback Configurations 557 CMOS OP Amps 652
8.4.1 Series-Shunt Feedback 557 9.4.5 Nested Miller Compensation 656
8.4.2 Shunt-Shunt Feedback 560 9.5 Root-Locus Techniques 664
8.4.3 Shunt-Series Feedback 561 9.5 .1 Root Locus for a Three-Pole
8.4.4 Series-Series Feedback 562 Transfer Function 664
8.5 Practical Configurations and the Effect
9.5.2 Rules for Root-Locus Construction
667
of Loading 563 9.5 .3 Root Locus for Dominant-Pole
8.5.1 Shunt-Shunt Feedback 563 Compensation 675
8.5.2 Series-Series Feedback 569 9.5.4 Root Locus for Feedback-Zero
8.5 .3 Series-Shunt Feedback 579
Compensation 676
8.5.4 Shunt-Series Feedback 583
9.6 Slew Rate 680
8.5 .5 Summary 587 9.6 .1 Origin of Slew-Rate Limitations680
8.6 Single-Stage Feedback 587 9.6.2 Methods of Improving Slew-Rate




Improving Slew-Rate in Bipolar 11 .2.1 Shot Noise 748Op Amps 685
9.6.4 Improving Slew-Rate in MOS Op 11 .2.2 Thermal Noise 752
Amps 686 11 .2 .3 Flicker Noise (11f Noise) 753
9.6 .5 Effect of Slew-Rate Limitations on 11 .2 .4 Burst Noise (Popcorn Noise) 754Large-Signal Sinusoidal
Performance 690 11 .2 .5 Avalanche Noise 755
A.9.1 Analysis in Terms of Return-Ratio 11 .3 Noise Models of Integrated-Circuit
Parameters 691 Components 756
A.9.2 Roots of a Quadratic Equation 692 11.3 .1 Junction Diode 756
11.3 .2 Bipolar Transistor 757
11.3 .3 MOS Transistor 758CHAPTER 10
Nonlinear Analog Circuits 702 11.3.4 Resistors 759
10.1 Introduction 702 11.3.5 Capacitors and Inductors 759
10.2 Precision Rectification 702 11 .4 Circuit Noise Calculations 760
10.3 Analog Multipliers Employing the 11 .4.1 Bipolar Transistor Noise
Bipolar Transistor 708 Performance 76211 .4.2 Equivalent Input Noise and the
10.3 .1 The Emitter-Coupled Pair as a Minimum Detectable Signal 766
Simple Multiplier 708 11 .5 Equivalent Input Noise Generators10.3.2 The do Analysis of the Gilbert 768
Multiplier Cell 710
11 .5 .1 Bipolar Transistor Noise10.3 .3 The Gilbert Cell as an Analog Generators 768Multiplier 712 11 .5.2 MOS Transistor Noise Generators10.3 .4 A Complete Analog Multiplier 773
715
11 .6 Effect of Feedback on Noise10.3 .5 The Gilbert Multiplier Cell as a
Performance 776Balanced Modulator and Phase
Dectector 716 11.6 .1 Effect of Ideal Feedback on Noise
10.4 Phase-Locked Loops (PLL) 720 Performance 77611.6 .2 Effect of Practical Feedback on10.4.1 Phase-Locked Loop Concepts Noise Performance 776720
10.4.2 The Phase-Locked Loop in the
11.7 Noise Performance of Other Transistor
Locked Condition 722 Configurations 783
10.4.3 Integrated-Circuit Phase-Locked 11.7 .1 Common-Base Stage Noise
Loops 731 Performance 783
10.4 .4 Analysis of the 560B Monolithic 11.7 .2 Emitter-Follower Noise
Phase-Locked Loop 735 Performance 784
11.7.3 Differential-Pair Noise10.5 Nonlinear Function Symbols 743 Performance 785
11 .8 Noise in Operational Amplifiers 788
CHAPTER 11 11 .9 Noise Bandwidth 794
Noise in Integrated Circuits 748 11 .10 Noise Figure and Noise Temperature
11 .1 Introduction 748 799
11 .2 Sources of Noise 748 11 .10 .1 Noise Figure 799




12.5.3 CMFB Using Transistors in the
Fully Differential Operational Amplifiers Triode Region 830
808 12.5 .4 Switched-Capacitor CMFB 832
12.1 Introduction 808 12.6 Fully Differential Op Amps 835
12.2 Properties of Fully Differential 12.6.1 A Fully Differential Two-Stage Op
Amplifiers 808 Amp 835
12.3 Small-Signal Models for Balanced 12.6.2 Fully Differential Telescopic
Differential Amplifiers 811 Cascode Op Amp 845
12.4 Common-Mode Feedback
12.6 .3 Fully Differential Folded-Cascode816 Op Amp 846
12.4 .1 Common-Mode Feedback at Low 12.6.4 A Differential Op Amp with Two
Frequencies 817 Differential Input Stages 847
12.4.2 Stability and Compensation 12.6.5 Neutralization 849Considerations in a CMFB Loop
822 12.7 Unbalanced Fully Differential Circuits
12.5 CMFB Circuits 823 850
12.5 .1 CMFB Using Resistive Divider 12.8 Bandwidth of the CMFB Loop 856
and Amplifier 824
12.5 .2 CMFB Using Two Differential Index 865
Pairs 828
